In this paper we consider the time complexity of adding two n-bit numbers together within the tile selfassembly model. The (abstract) tile assembly model is a mathematical model of self-assembly in which system components are square tiles with different glue types assigned to tile edges. Assembly is driven by the attachment of singleton tiles to a growing seed assembly when the net force of glue attraction for a tile exceeds some fixed threshold. Within this frame work, we examine the time complexity of computing the sum of two n-bit numbers, where the input numbers are encoded in an initial seed assembly, and the output sum is encoded in the final, terminal assembly of the system. We show that this problem, along with multiplication, has a worst case lower bound of Xð ffiffi ffi n p Þ in 2D assembly, and Xð ffiffi ffi n 3 p Þ in 3D assembly. We further design algorithms for both 2D and 3D that meet this bound with worst case run times of Oð ffiffi ffi n p Þ and Oð ffiffi ffi n 3 p Þ respectively, which beats the previous best known upper bound of O(n). Finally, we consider average case complexity of addition over uniformly distributed n-bit strings and show how we can achieve Oðlog nÞ average case time with a simultaneous Oð ffiffi ffi n p Þ worst case run time in 2D. As additional evidence for the speed of our algorithms, we implement our algorithms, along with the simpler O(n) time algorithm, into a probabilistic run-time simulator and compare the timing results.
Abstract In this paper we consider the time complexity of adding two n-bit numbers together within the tile selfassembly model. The (abstract) tile assembly model is a mathematical model of self-assembly in which system components are square tiles with different glue types assigned to tile edges. Assembly is driven by the attachment of singleton tiles to a growing seed assembly when the net force of glue attraction for a tile exceeds some fixed threshold. Within this frame work, we examine the time complexity of computing the sum of two n-bit numbers, where the input numbers are encoded in an initial seed assembly, and the output sum is encoded in the final, terminal assembly of the system. We show that this problem, along with multiplication, has a worst case lower bound of Xð ffiffi ffi n p Þ in 2D assembly, and Xð ffiffi ffi n 3 p Þ in 3D assembly. We further design algorithms for both 2D and 3D that meet this bound with worst case run times of Oð ffiffi ffi n p Þ and Oð ffiffi ffi n 3 p Þ respectively, which beats the previous best known upper bound of O(n). Finally, we consider average case complexity of addition over uniformly distributed n-bit strings and show how we can achieve Oðlog nÞ average case time with a simultaneous Oð ffiffi ffi n p Þ worst case run time in 2D. As additional evidence for the speed of our algorithms, we implement our algorithms, along with the simpler 1 Introduction Self-assembly is the process by which systems of simple objects autonomously organize themselves through local interactions into larger, more complex objects. Selfassembly processes are abundant in nature and serve as the basis for biological growth and replication. Understanding how to design and efficiently program molecular selfassembly systems to harness this power promises to be fundamental for the future of nanotechnology. One particular direction of interest is the design of molecular computing systems for efficient solution of fundamental computational problems. In this paper we study the complexity of computing arithmetic primitives within a well studied model of algorithmic self-assembly, the abstract tile assembly model.
The abstract tile assembly model (aTAM) models system monomers with four sided Wang tiles with glue types assigned to each edge. Assembly proceeds by tiles attaching, one by one, to a growing initial seed assembly whenever the net glue strength of attachment exceeds some fixed temperature threshold (Fig. 2) . The aTAM has been shown to be capable of universal computation (Winfree 1998) , and has promising computational potential with a DNA implementation (Mao et al. 2000) . Research leveraging this computational power has lead to efficient assembly of complex geometric shapes and patterns with a number of recent results in FOCS, SODA, and ICALP (Meunier et al. 2014; Abel et al. 2010; Bryans et al. 2011; Cook et al. 2011; Doty et al. 2012 Doty et al. , 2010 Schweller and Sherman 2013; Fu et al. (2012; Chandran et al. 2009; Doty 2010; Kao et al. 2008; Demaine et al. 2013 Demaine et al. , 2014 . This universality also allows the model to serve directly as a model for computation in which an input bit string is encoded into an initial assembly. The process of selfassembly and the final produced terminal assembly represent the computation of a function on the given input. Given this framework, it is natural to ask how fast a given function can be computed in this model. Tile assembly systems can be designed to take advantage of massive parallelism when multiple tiles attach at distinct positions in parallel, opening the possibility for faster algorithms than what can be achieved in more traditional computational models. On the other hand, tile assembly algorithms must use up geometric space to perform computation, and must pay substantial time costs when communicating information between two physically distant bits. This creates a host of challenges unique to this physically motivated computational model that warrant careful study.
In this paper we consider the time complexity of adding two n-bit numbers within the abstract tile assembly model. We show that this problem, along with multiplication, has a worst-case lower bound of Xð ffiffi ffi n p Þ time in 2D and Xð ffiffi ffi n 3 p Þ time in 3D. These lower bounds are derived by a reduction from a simple problem we term the communication problem in which two distant bits must compute the AND function between themselves. This general reduction technique can likely be applied to a number of problems and yields key insights into how one might design a sublinear time solution to such problems. We in turn show how these lower bounds, in the case of 2D and 3D addition, are matched by corresponding worst case Oð ffiffi ffi n p Þ and Oð ffiffi ffi n 3 p Þ run time algorithms, respectively, which improves upon the previous best known result of O(n) (Brun 2007) . We then consider the average case complexity of addition given two uniformly generated random n-bit numbers and construct a Oðlog nÞ average case time algorithm that achieves simultaneous worst case run time Oð ffiffi ffi n p Þ in 2D. To the best of our knowledge this is the first tile assembly algorithm proposed for efficient average case adding. Our results are summarized in Table 1 . Also, tile self-assembly software simulations were conducted to visualize the diverse approaches to fast arithmetic presented in this paper, as well as to compare them to previous work. The adder tile constructions described in Sects. 4, 3 and 5, and the previous best known algorithm from Brun (2007) were simulated using the two timing models described in Sect. 2.4. These results can be seen in the graphs of Fig. 1. 2 Definitions 2.1 Basic notation Let N n denote the set f1; . . .; ng and let Z n denote the set f0; . . .; n À 1g: Consider two points p; q 2 Z d ; p ¼ ðp 1 ; . . .p d Þ; q ¼ ðq 1 ; . . .; q d Þ: Define the maximum norm to be D p;q , max 1 i d fjp i À q i jg (Fig. 2 ).
Abstract tile assembly model
Tiles Consider some alphabet of symbols P called the glue types. A tile is a finite edge polygon (polyhedron in the case of a 3D generalization) with some finite subset of border points each assigned some glue type from P: Further, each glue type g 2 P has some non-negative integer strength str(g). For each tile t we also associate a finite string label (typically ''0'', or ''1'', or the empty label in this paper), denoted by label(t), which allows the classification of tiles by their labels. In this paper we consider a special class of tiles that are unit squares (or unit cubes in 3D) of the same orientation with at most one glue type per face, with each glue being placed exactly in the center of the tile's face. We denote the location of a tile to be the point at the center of the square or cube tile. In this paper we focus on tiles at integer locations.
Assemblies An assembly is a finite set of tiles whose interiors do not overlap. Further, to simplify formalization in this paper, we require the center of each tile in an assembly to be an integer coordinate (or integer triplet in 3D). If each tile in A is a translation of some tile in a set of tiles T, we say that A is an assembly over tile set T. For a given assembly Ç ; define the bond graph G Ç to be the weighted graph in which each element of Ç is a vertex, and the weight of an edge between two tiles is the strength of the overlapping matching glue points between the two tiles. Note that only overlapping glues that are the same type contribute a non-zero weight, whereas overlapping, nonequal glues always contribute zero weight to the bond graph. The property that only equal glue types interact with each other is referred to as the diagonal glue function property and is perhaps more feasible than more general glue functions for experimental implementation (see Cheng et al. (2005) for the theoretical impact of relaxing this constraint). An assembly Ç is said to be s-stable for an integer s if the min-cut of G Ç is at least s: Tile attachment Given a tile t, an integer s; and a sstable assembly A, we say that t may attach to A at temperature s to form A 0 if there exists a translation t 0 of t such that A 0 ¼ A S ft 0 g; and A 0 is s-stable. For a tile set T we use notation A ! T;s A 0 to denote that there exists some t 2 T that may attach to A to form A 0 at temperature s: When T and s are implied, we simply say A ! A 0 : Further, we say that A ! Ã A 0 if either A ¼ A 0 ; or there exists a finite sequence of assemblies
Tile systems A tile system C ¼ ðT; S; sÞ is an ordered triplet consisting of a set of tiles T referred to as the system's tile set, a s-stable assembly S referred to as the system's seed assembly, and a positive integer s referred to as the system's temperature. A tile system C ¼ ðT; S; sÞ has an associated set of producible assemblies, PROD C ; which define what assemblies can grow from the initial seed S by any sequence of temperature s tile attachments from T. Formally, S 2 PROD C is a base case producible assembly. Further, for every A 2 PROD C ; if A ! T;s A 0 ; then A 0 2 PROD C : That is, assembly S is producible, and for every producible assembly A, if A can grow into A 0 ; then A 0 is also producible. We further denote a producible assembly A to be terminal if A has no attachable tile from T at temperature s: We say a system C ¼ ðT; S; sÞ uniquely produces an assembly A if all producible assemblies can grow into A through some sequence of tile attachments. More formally, C uniquely produces an assembly A 2 PROD C if for every A 0 2 PROD C it is the case that A 0 ! Ã A: Systems that uniquely produce one assembly are said to be deterministic. In this paper, we focus exclusively on deterministic systems, and our general goal will be to design systems whose uniquely produced assembly specifies the solution to a computational problem. For recent consideration of non-determinism in tile self-assembly see Chandran et al. (2009 ), Bryans et al. (2011 ), Cook et al. (2011 , Kao et al. (2008) and Doty (2010) .
Problem description
We now formalize what we mean for a tile self-assembly system to compute a function. To do this we present the concept of a tile assembly computer (TAC) which consists of a tile set and temperature parameter, along with input and output templates. The input template serves as a seed structure with a sequence of wildcard positions for which tiles of label ''0'' and ''1'' may be placed to construct an initial seed assembly. An output template is a sequence of points denoting locations for which the TAC, when grown Fast arithmetic in algorithmic self-assembly 117 from a filled in template, will place tiles with ''0'' and ''1'' labels that denote the output bit string. A TAC then is said to compute a function f if for every seed assembly derived by plugging in a bitstring b, the terminal assembly of the system with tile set T and temperature s will be such that the value of f(b) is encoded in the sequence of tiles placed according to the locations of the output template. We now develop the formal definition of the TAC concept. We note that the formality in the input template is of substantial importance. Simpler definitions which map seeds to input bit strings, and terminal assemblies to output bitstrings, are problematic in that they allow for the possibility of encoding the computation of function f in the seed structure. Even something as innocuous sounding as allowing more than a single type of ''0'' or ''1'' tile as an input bit has the subtle issue of allowing pre-computing of f. 1 Input template Consider a tile set T containing exactly one tile t 0 with label ''0'', and one tile t 1 with label ''1''. An n-bit input template over tile set T is an ordered pair U ¼ ðR; BðiÞÞ; where R is an assembly over T À ft 0 ; t 1 g; B : N n ! Z 2 ; and B(i) is not the position of any tile in R for every i from 1 to n. The sequence of n coordinates denoted by B conceptually denotes ''wildcard'' tile positions for which copies of t 0 and t 1 will be filled in for every instance of the template. For notation we define assembly U b over T, for bit string b ¼ b 1 ; . . .b n ; to be the assembly consisting of assembly R unioned with a set of n tiles t i for i from 1 to n, where t i is equal a translation of tile t bðiÞ to position B(i). That is, U b is the assembly R with each position B(i) tiled with either t 0 or t 1 according to the value of B(i).
Output template A k-bit output template is simply a sequence of k coordinates denoted by function C : N k ! Z 2 : For an output template V, an assembly A over T is said to represent binary string c ¼ c 1 ; . . .; c k over template V if the tile at position C(i) in A has label c i for all i from 1 to k. Note that output template solutions are much looser than input templates in that there may be multiple tiles with labels ''1'' and ''0'', and there are no restrictions on the assembly outside of the k specified wildcard positions. The strictness for the input template stems from the fact that the input must ''look the same'' in all ways except for the explicit input bit patterns. If this were not the case, it would likely be possible to encode the solution to the computational problem into the input template, resulting is a trivial solution.
Function computing problem A tile assembly computer (TAC) is an ordered quadruple I ¼ ðT; U; V; sÞ where T is a tile set, U is an n-bit input template, and V is a k-bit output template. A TAC is said to compute function f : Z n 2 ! Z k 2 if for any b 2 Z n 2 and c 2 Z k 2 such that f ðbÞ ¼ c; then the tile system C I;b ¼ ðT; U b ; sÞ uniquely assembles an assembly A which represents c over template V. For a TAC I that computes the function f : Z 2n 2 ! Z nþ1 2 where f ðr 1 . . .r 2n Þ ¼ r 1 . . .r n þ r nþ1 . . .r 2n ; we say that I is an n-bit adder TAC with inputs a ¼ r 1 . . .r n and b ¼ r nþ1 . . .r 2n : An n-bit multiplier TAC is defined similarly.
Run time models
We analyze the complexity of self-assembly arithmetic under two established run time models for tile selfassembly: the parallel time model (Becker et al. 2006; Brun 2007) and the continuous time model (Adleman et al. 2001 (Adleman et al. , 2002 Cheng et al. 2004; Becker et al. 2006 ). Informally, the parallel time model simply adds, in parallel, all singleton tiles that are attachable to a given assembly within a single time step. The continuous time model, in contrast, models the time taken for a single tile to attach as an exponentially distributed random variable. The parallelism of the continuous time model stems from the fact that if an assembly has a large number of attachable positions, then the first tile to attach will be an exponentially distributed random variable with rate proportional to the number of attachment sites, implying that a larger number of attachable positions will speed up the expected time for the next attachment. When not otherwise specified, we use the term run time to refer to parallel run time by default. The stated asymptotic worst case and average case run times for each of our algorithms hold within both run time models.
Parallel run-time For a deterministic tile system C ¼ ðT; S; sÞ and assembly A 2 PROD C ; the 1-step transition set of assemblies for A is defined to be STEP C;A ¼ fB 2 PROD C jA ! T;s Bg: For a given A 2 PROD C ; let PARALLEL C;A ¼ S B2STEP C;A B; ie, PARALLEL C;A is the result of attaching all singleton tiles that can attach directly to A. Note that since C is deterministic, PARALLEL C;A is guaranteed to not contain overlapping tiles and is therefore an assembly. For an assembly A, we say
We define the parallel run-time of a deterministic tile system C ¼ ðT; S; sÞ to be the non-negative integer k such that A 1 C A 2 C . . . C A k where A 1 ¼ S and fA k g ¼ TERM C : As notation we denote this value for tile system C as q C : For any assemblies A and B in PROD C such that
Alternately, we denote B with notation A k C : For a TAC I ¼ ðT; U; V; sÞ that computes function f, the run time of I on input b is defined to be the parallel runtime of tile system C I;b ¼ ðT; U b ; sÞ: Worst case and average case run time are then defined in terms of the largest run time inducing b and the average run time for a uniformly generated random b.
Continuous run-time In the continuous run time model the assembly process is modeled as a continuous time Markov chain and the time spent in each assembly is a random variable with an exponential distribution. The states of the Markov chain are the elements of PROD C and the transition rate from A to A 0 is 1 jTj if A ! A 0 and 0 otherwise. For a given tile assembly system C; we use notation C MC to denote the corresponding continuous time Markov chain. Given a deterministic tile system C with unique assembly U, the run time of C is defined to be the expected time of C MC to transition from the seed assembly state to the unique sink state U. As notation we denote this value for tile system C as 1 C : One immediate useful fact that follows from this modeling is that for a producible assembly A of a given deterministic tile system, if A ! A 0 ; then the time taken for C MC to transition from A to the first A 00 that is a superset of A 0 (through 1 or more tile attachments) is an exponential random variable with rate 1/|T|. For a more general modeling in which different tile types are assigned different rate parameters see Adleman et al. (2001 Adleman et al. ( , 2002 and Cheng et al. (2004) . Our use of rate 1/|T| for all tile types corresponds to the assumption that all tile types occur at equal concentration and the expected time for 1 tile (of any type) to hit a given attachable position is normalized to 1 time unit. Note that as our tile sets are constant in size in this paper, the distinction between equal or non-equal tile type concentrations does not affect asymptotic run time. For a TAC I ¼ ðT; U; V; sÞ that computes function f, the run time of I on input b is defined to be the continuous run-time of tile system C I;b ¼ ðT; U b ; sÞ: Worst case and average case run time are then defined in terms of the largest run time inducing b and the average run time for a uniformly generated random b.
Communication problem
The D-communication problem is the problem of computing the function f ðb 1 ; b 2 Þ ¼ b 1^b2 for bits b 1 and b 2 in the 3D aTAM under the additional constraint that the input template for the solution U ¼ ðR; BðiÞÞ be such that D ¼ maxðjBð1Þ x À Bð2Þ x j; jBð1Þ y À Bð2Þ y j; jBð1Þ z À Bð2Þ z jÞ:
We first establish a lemma which intuitively states that for any 2 seed assemblies that differ in only a single tile position, all points of distance greater than r from the point of difference will be identically tiled (or empty) after r time steps of parallelized tile attachments:
Lemma 1 Let S p;t and S p;t 0 denote two assemblies that are identical except for a single tile t versus t 0 at position p ¼ ðp x ; p y ; p z Þ in each assembly. Further, let C ¼ ðT; S p;t ; sÞ and C 0 ¼ ðT; S p;t 0 ; sÞ be two deterministic tile assembly systems such that S p;t r C 0 R and S p;t 0 r C 0 R 0 for non-negative integer r. Then for any point q ¼ ðq x ; q y ; q z Þ such that r\ maxðjp x À q x j; jp y À q y j; jp z À q z jÞ; it must be that R q ¼ R 0 q ; ie, R and R 0 contain the same tile at point q.
Proof We show this by induction on r. As a base case of r ¼ 0; we have that R ¼ S p;t and R 0 ¼ S q;t 0 ; and therefore R and R 0 are identical at any point outside of point p by the definition of S p;t and S p;t 0 : Inductively, assume that for some integer k we have that for all points w such that k\D p;w , maxðjp x À w x j; jp y À w y j; jp z À w z jÞ; we have that R k w ¼ R 0k w ; where S p;t k C R k ; and S p;t 0 k C 0 R 0k : Now consider some point q such that k þ 1\D p;q , max jp x À q x j; jp y À q y j; jp z À q z j; along with assemblies R kþ1 and R 0kþ1 where S p;t kþ1 R kþ1 ; and S p;t 0 kþ1 R 0kþ1 : Consider the direct neighbors (6 of them in 3D) of point q. For each neighbor point c, we know that
where S p;t k C R k ; and S p;t 0 k C 0 R 0k : Therefore, as attachment of a tile at a position is only dependent on the tiles in neighboring positions of the point, we know that tile R kþ1 q may attach to both R k and R 0k at position q, implying that R kþ1 q ¼ R 0kþ1 q as C and C 0 are deterministic. h
Theorem 1 Any solution to the D-communication problem has run time at least 1 2 D: Proof Consider a TAC I ¼ ðT; U ¼ ðR; BðiÞÞ; VðiÞ; sÞ that computes the D-communication problem. First, note that B has domain of 1 and 2, and V has domain of just 1 (the input is 2 bits, the output is 1 bit). We now consider the value D V defined to be the largest distance between the output bit position of V from either of the two input bit positions in B: Let D V , maxðD Bð1Þ;Vð1Þ ; D Bð2Þ;Vð1Þ Þ: Without loss of generality, assume D V ¼ D Bð1Þ;Vð1Þ : Note that D V ! 1 2 D: Now consider the computation of f ð0; 1Þ ¼ 0 versus the computation of f ð1; 1Þ ¼ 1 via our TAC I: Let A 0 denote the terminal assembly of system C 0 ¼ ðT; U 0;1 ; sÞ and let A 1 denote the terminal assembly of system C 1 ¼ ðT; U 1;1 ; sÞ: As I computes f, we know that A 0 Vð1Þ 6 ¼ A We now show how to reduce instances of the communication problem to the arithmetic problems of addition and multiplication in 2D and 3D to obtain lower bounds of Xð ffiffi ffi n p Þ and Xð ffiffi ffi n 3 p Þ respectively. We first show the following Lemma which lower bounds the distance of the farthest pair of points in a set of n points. We believe this Lemma is likely well known, or is at least the corollary of an established result and omit it's proof. Proof To show the lower bound, we will reduce the Dcommunication problem for some D ¼ Xð ffiffi ffi n d p Þ to the n-bit adder problem with a d-dimension template. Consider some n-bit adder TAC I ¼ ðT; U ¼ ðF; WÞ; V; sÞ such that U is a d-dimension template. The 2n sequence of wildcard positions W of this TAC must be contained in d-dimensional space by the definition of a d-dimension template, and therefore by Lemma 2 there must exist points W(i) for i n; and Wðn þ jÞ for j n; such that D WðiÞ;WðnþjÞ ! d 1 2 d ffiffiffiffiffi 2n d p ee À 1 ¼ Xð ffiffi ffi n d p Þ: Now consider two n-bit inputs a ¼ a n . . .a 1 and b ¼ b n . . .b 1 to the adder TAC I such that: a k ¼ 0 for any k [ i and any k\j; and a k ¼ 1 for any k such that j k\i: Further, let b k ¼ 0 for all k 6 ¼ j: The remaining bits a i and a j are unassigned variables of value either 0 or 1. Note that the i þ 1 bit of a þ b is 1 if and only if a i and b j are both value 1. This setup constitutes our reduction of the D-communication problem to the addition problem as the adder TAC template with the specified bits hardcoded in constitutes a template for the D-communication problem that produces the AND of the input bit pair. We now specify explicitly how to generate a communication TAC from a given adder TAC.
For given n-bit adder TAC I ¼ ðT; U ¼ ðF; WÞ; V; sÞ with dimension d input template, we derive a D-communication TAC q ¼ ðT; U 2 ¼ ðF 2 ; W 2 Þ; V 2 ; sÞ as follows. First, let W 2 ð1Þ ¼ WðiÞ; and W 2 ð2Þ ¼ Wðn þ jÞ: Note that as D WðiÞ;WðnþjÞ ¼ Xð ffiffi ffi n d p Þ; W 2 satisfies the requirements for a D-communication input template for some D ¼ Xð ffiffi ffi n d p Þ: Derive the frame of the template F 2 from F by adding tiles to F as follows: For any positive integer k [ i; or k\j; or k [ n but not k ¼ n þ j; add a translation of t 0 (with label ''0'') translated to position W(k). Additionally, for any k such that j k\i; add a translation of t 1 (with label ''1'') at translation W(k). Now consider the D-communication TAC q ¼ ðT; U 2 ¼ ðF 2 ; W 2 Þ; V 2 ; sÞ for some D ¼ Xð ffiffi ffi n d p Þ: As assembly U 2 a i ;b j ¼ U a 1 ...a n ;b 1 ...b n ; we know that the worst case run time of q is at most that of the worst case run time of I: Therefore, by Theorem 1, we have that I has a run time of at least Xð ffiffi ffi n d p Þ: h
Theorem 3 Any n-bit multiplier TAC that has a dimension d input template for d ¼ 1; d ¼ 2; or d ¼ 3; has a worst case run time of Xð ffiffi ffi n d p Þ:
Proof Consider some n-bit multiplier TAC I ¼ ðT; U ¼ ðF; WÞ; V; sÞ with d-dimension input template. By Lemma 2, some W(i) and Wðn þ jÞ must have distance at least D ! d 1 2 d ffiffiffiffiffi 2n d p ee À 1: Now consider input strings a ¼ a n . . .a 1 and b ¼ b n . . .b 1 to I such that a i and b j are of variable value, and all other a k and b k have value 0. For such input strings, the i þ j bit of the product ab has value 1 if and only if a i ¼ b j ¼ 1: Thus, we can convert the n-bit multiplier system I into a D-communication TAC with the same worst case run time in the same fashion as for Theorem 2, yielding a Xð ffiffi ffi n d p Þ lower bound for the worst case run time of I: h
As with addition, the lower bound implied by the limited dimension of the input template alone yields the general lower bound for d dimensional multiplication TACs.
Optimal 2D addition
We now present an adder TAC that achieves a run time of Oð ffiffi ffi n p Þ; which matches the lower bound from Theorem 2. This adder TAC closely resembles an electronic carry-select adder in that the addends are divided into sections of size ffiffi ffi n p and the sum of the addends comprising each section is computed for both possible carry-in values. The correct result for the subsection is then selected after a carry-out has been propagated from the previous subsection. Within each subsection, the addition scheme resembles a ripple-carry adder.
Theorem 4 There exists an n-bit adder TAC at temperature 2 with a worst case run-time of Oð ffiffi ffi n 2 p Þ:
Proof Please see Sects. 3.1-3.2. For additional detail, see Keenan et al. (2013) . h
Construction
Input/output template Figure 3a , b are examples of I/O templates for a 9-bit adder TAC. The inputs to the addition problem in this instance are two 9-bit binary numbers A and B with the least significant bit of A and B represented by A 0 and B 0 ; respectively. The north facing glues in the form of A i or B i in the input template must either be a 1 or a 0 depending on the value of the bit in A i or B i : The placement for these tiles is shown in Fig. 3a while a specific example of a possible input template is shown in Fig. 4a. The sum of A ? B, C , is a ten bit binary number where C 0 represents the least significant bit. The placement for the tiles representing the result of the addition is shown in Fig. 3b .
To construct an n-bit adder in the case that n is a perfect square, split the two n-bit numbers into ffiffi ffi n p sections each with ffiffi ffi n p bits. Place the bits for each of these two numbers as per the previous paragraph, except with ffiffi ffi n p bits per row, making sure to alternate between A and B bits. There will be the same amount of space between each row as seen in the example template Fig. 3a . All Z, N C ; and F 0 ; must be placed in the same relative locations. The solution, C, will be in the output template s.t. C i will be three tile positions above B i and a total of size n þ 1:
Below, we use the adder tile set to add two nine-bit numbers: A ¼ 100110101 and B ¼ 110101100 to demonstrate the three stages in which the adder tile system performs addition.
Step one: Addition With the inclusion of the seed assembly (Fig. 4a ) to the tile set ( Fig. 5) , the first subset of tiles able to bind are the addition tiles shown in Fig. 5a .
These tiles sum each pair of bits from A and B (for example, A 0 þ B 0 ) (Fig. 4b) . Tiles shown in yellow are actively involved in adding and output the sum of each bit pair on the north face glue label. Yellow tiles also output a carry to the next more significant bit pair, if one is needed, as a west face glue label. Spacer tiles (white) output a B glue on the north face and serve to propagate carry information and the value of A i to the adjacent B i : Each row computes this addition step independently and outputs a carry or no-carry west face glue on the westernmost tile of each row (Fig. 4c) . In a later step, this carry or no-carry information will be propagated northwards from the southernmost row in order to determine the sum. Note that immediately after the first addition tile is added to a row of the seed assembly, a second layer may form by the attachment of tiles from the increment tile set (Fig. 5c ). While these two layers may form nearly concurrently, we separate them in this example for clarity and instead address the formation of the second layer of tiles in Step Two: Increment below.
Step two: Increment As the addition tiles bind to the seed, tiles from the incrementation tile set (Fig. 5c ) may also begin to cooperatively attach. For clarity, we show their attachment following the completion of the addition layer. The purpose of the incrementation tiles is to determine the sum for each A and B bit pair in the event of a nocarry from the row below and in the event of a carry from the row below (Fig. 6) . The two possibilities for each bit pair are presented as north facing glues on yellow increment tiles. These north face glues are of the form (x, y) where x represents the value of the sum in the event of nocarry from the row below while y represents the value of the sum in the event of a carry from the row below. White incrementation tiles are used as spacers, with the sole purpose of passing along carry or no-carry information via their east/west face glues F 0 ; which represents a no-carry, and F, which represents a carry.
Step three: Carry propagation and output The final step of the addition mechanism presented here propagates carry or no-carry information northwards from the southernmost row of the assembly using tiles from the tile set in Fig. 5b and then outputs the answer using the tile set in Fig. 5d . Following completion of the incrementation layers, tiles may begin to grow up the west side of the assembly as shown in Fig. 7a . When the tiles grow to a height such that the empty space above the increment row is presented with a carry or no-carry as in Fig. 7b , the output tiles may begin to attach from west to east to print the answer (Fig. 7c ). As the carry propagation column grows northwards and presents carry or no carry information to each empty space above each increment layer, the sum may be printed for each row Fig. 7d, e . When the carry propagation column reaches the top of the assembly, the most significant bit of (a) (b) Fig. 3 These are example I/O templates for the worst case Oð ffiffi ffi n p Þ time addition introduced in Sect. 3. a Addition input template. b Addition output template Fast arithmetic in algorithmic self-assembly 121 the sum may be determined and the calculation is complete for the sum of exponentially distributed random variables stated in Lemma 3.
Lemma 3
Let X ¼ P n i¼1 X i be a random variable denoting the sum of n independent exponentially distributed random variables each with respective rate k i : Let k ¼ minfk i j1 i ng: Then Pr½X [ ð1 þ dÞn=k\ð dþ1 e d Þ n : Lemma 4
Let t 1 ; . . .; t m denote m random variables where each t i ¼ P k i j¼1 t i;j for some positive integer k i ; and the variables t i;j are independent exponentially distributed random variable each with respective rate k i;j : Let k ¼ maxðk 1 ; . . .k m Þ; k ¼ minfk i;j j1 i m; 1 j k i g; k 0 ¼ maxfk i;j j1 i m; 1 j k i g; and T ¼ maxðt 1 ; . . .t m Þ: Fig. 6 Step 2: increment Fast arithmetic in algorithmic self-assembly 123
Proof First we show that E½T ¼ Oð kþlog m k Þ: For each t i we know that E½t i ¼ P k i j¼1 k i;j k=k: Applying Lemma 3 we get that:
Applying the union bound we get the following for all d ! 3:
Àkd=2 ; for all d [ 3:
Let d m ¼ 2 ln m k : By plugging in d m þ x for d in the above inequality we get that:
Therefore we know that:
To show that E½T ¼ Xð kþlog m k 0 Þ; first note that T ! max 1 i m ft i;1 g and that E½max 1 i m ft i;1 g ¼ (a) (b) (c) (f) (e) (d) Fig. 7 Step 3: carry propagation and output Xð log m k 0 Þ; implying that E½T ¼ Xð log m k 0 Þ: Next, observe that T ! t i for each i. Since E½t i is at least k=k 0 for at least one choice of i, we therefore get that E½T ¼ Xðk=k 0 Þ: h
Lemma 5 helps us upper bound continuous run times by stating that if the assembly process is broken up into separate phases, denoted by a sequence of subassembly waypoints that must be reached, we may simply analyze the expected time to complete each phase and sum the total for an upper bound on the total run time.
Lemma 5
Let C ¼ ðT; S; sÞ be a deterministic tile assembly system and A 0 . . .A r be elements of PROD C such that A 0 ¼ S; A r is the unique terminal assembly of C; and A 0 A 2 . . .A r : Let t i be a random variable denoting the time for C MC to transition from A iÀ1 to the first A 0 i such that A i A 0 i for i from 1 to r. Then 1 C P r i¼1 E½t i : Proof This lemma follows easily from the fact that a given open tile position of an assembly is filled at a rate at least as high as any smaller subassembly. h
To bound the continuous run time of our TAC for any pair of length n-bit input strings we break the assembly process up into 4 phases. Let the phases be defined by 5 producible assemblies S ¼ A 0 ; A 1 ; A 2 ; A 3 ; A 4 ¼ F; where F is the final terminal assembly of our TAC. Let t i denote a random variable representing the time taken to grow from A iÀ1 to the first assembly A 0 such that A 0 is a superset of A i : Note that E½t 1 þ E½t 2 þ E½t 3 þ E½t 4 is an upper bound for the continuous time of our TAC according to Lemma 5. We now specify the four phase assemblies and bound the time to transition between each phase to achieve a bound on the continuous run time of our TAC for any input.
Let A 1 be the seed assembly plus the attachment of one layer of tiles above each of the input bits (see Fig. 4c for an example assembly). Let A 2 be assembly A 1 with the second layer of tiles above the input bits placed (see Fig. 6b ). Let A 3 be assembly A 2 with the added vertical chain of tiles at the western most edge of the completed assembly, all the way to the top ending with the final blue output tile. Finally, let A 4 be the final terminal assembly of the system, which is the assembly A 3 with the added third layer of tiles attached above the input bits.
Time t 1 is the maximum of time taken to complete the attachment of the 1st row of tiles above input bits for each of the ffiffi ffi n p rows. As each row can begin independently, and each row grows from right to left, with each tile position waiting for the previous tile position, each row completes in time dictated by a random variable which is the sum of ffiffi ffi n p independent exponentially distributed random variables with rate 1/|T|, where T is the tileset of our adder TAC. Therefore, according to Lemma 4, we have that t 1 ¼ Hð ffiffi ffi n p þ log ffiffi ffi n p Þ ¼ Hð ffiffi ffi n p Þ: The same analysis applies to get t 2 ¼ Hð ffiffi ffi n p Þ: The value t 3 is simply the value of the sum of 4 ffiffi ffi n p þ 2 exponentially distributed random variables and thus has expected value Hð ffiffi ffi n p Þ: Finally, t 4 ¼ Hð ffiffi ffi n p Þ by the same analysis given for t 1 and t 2 : Therefore, by Lemma 5, our TAC has worst case Oð ffiffi ffi n p Þ continuous run time. Brun (2007) . The least significant and most significant bits of A and B are denoted by LSB and MSB, respectively. b The average case Oðlog nÞ construction described in this paper is shown here. Addends A and B populate the linear assembly with bit A i immediately adjacent to B i : Carry propagation is done in parallel along the length of the assembly A and B) begin to bind where a carry in is known. i, j As carry bits propagate through sequences of (0,1) or (1,0) addend pairs, the final sum is computed 4 Addition in average case logarithmic time
We construct an adder TAC that resembles an electronic carry-skip adder in that the carry-out bit for addend pairs where each addend in the pair has the same bit value is generated in a constant number of steps and immediately propagated. When each addend in a pair of addends does not have the same bit value, a carry-out cannot be deduced until the value of the carry-in to the pair of addends is known. When such addends combinations occur in a contiguous sequence, the carry must ripple through the sequence from right-to-left, one step at a time as each position is evaluated. Within these worst-case sequences, our construction resembles an electronic ripple-carry adder. We show that using this approach it is possible to construct an n-bit adder TAC that can perform addition with an average runtime of Oðlog nÞ and a worst-case runtime of O(n) (Fig. 8) .
Lemma 6 Consider a non-negative integer N generated uniformly at random from the set f0; 1; . . .; 2 n À 1g: The expected length of the longest substring of contiguous ones in the binary expansion of N is Oðlog nÞ:
For a detailed discussion of Lemma 6 please see Schilling (1990) .
Theorem 5 For any positive integer n, there exists an nbit adder TAC (tile assembly computer) that has worst case run time O(n) and an average case run time of Oðlog nÞ:
The proof of Theorem 5 follows from the construction of the adder in Sect. 4.1. Additional detail, including detailed proofs of the time complexity in both timing models, can be found in Keenan et al. (2013) .
Construction
We summarize the mechanism of addition presented here in an abbreviated example. A more detailed example may be found in Keenan et al. (2013) , along with the complete tile set.
Input Template The input template, or seed, for the construction of an adder with an Oðlog nÞ average case is shown in Fig. 9 . This input template is composed of n blocks, each containing three tiles. Within a block, the easternmost tile is the S labeled tile followed by two tiles representing A k and B k ; the kth bits of A and B respectively. Of these n blocks, the easternmost and westernmost blocks of the template assembly are unique. Instead of an S tile, the block furthest east has an LSB-labeled tile which accompanies the tiles representing the least significant bits of A and B, A 0 and B 0 : The westernmost block of the template assembly contains a block labeled MSB instead of the S block and accompanies the most significant bits of A and B, A nÀ1 and B nÀ1 :
Computing carry out bits For clarity, we demonstrate the mechanism of this adder TAC through an example by selecting two 4-bit binary numbers A and B such that the addends A i and B i encompass every possible addend combination. The input template for such an addition is shown in Fig. 10a where orange tiles represent bits of A and green tiles represent bits of B. Each block begins the computation in parallel at each S tile. After six parallel steps ( Fig. 10b-g) , all carry out bits, represented by glues C0 and C1, are determined for addend-pairs where both A i and B i are either both 0 or both 1. For addend pairs A i and B i where one addend is 0 and one addend is 1, the carry out bit cannot be deduced until a carry out bit has been produced by the previous addend pair, A iÀ1 and B iÀ1 : By step seven, a carry bit has been presented to all addend pairs that are flanked on the east by an addend pair comprised of either both 0s or both 1s, or that are flanked on the east by the LSB start tile, since the carry in to this site is always 0 (Fig. 10h ). For those addend pairs flanked on the east by a contiguous sequence of size j pairs consisting of one 1 and one 0, 2j parallel attachment steps must occur before a carry bit is presented to the pair.
Towards faster addition
Our next result combines the approaches described in Sects. 4 and 3 in order to achieve both Oðlog nÞ average case addition and Oð ffiffi ffi n p Þ worst case addition with the same algorithm (Fig. 11a ). This construction resembles the construction described in Sect. 3 in that the numbers to be added are divided into sections and values are computed for both possible carry-in bit values. Additionally, the construction described here lowers the average case run time by utilizing the carry-skip mechanism described in Sect. 4 within each section and between sections.
Theorem 6 There exists a 2-dimensional n-bit adder TAC with an average run-time of Oðlog nÞ and a worst case run-time of Oð ffiffi ffi n p Þ:
Given this 2D construction, it is possible to stack multiple linked instances of this construction into the third dimension to achieve an analogous optimal result for 3D addition.
Theorem 7 There exists a 3-dimensional n-bit adder TAC with an average run-time of Oðlog nÞ and a worst case run-time of Oð ffiffi ffi n 3 p Þ:
For a detailed presentation of these results please see Keenan et al. (2013) .
